Surface assessment after removing III–V layer on III–V/silicon-on-insulator wafer fabricated by plasma activated bonding

This content has been downloaded from IOPscience. Please scroll down to see the full text.
2014 Jpn. J. Appl. Phys. 53 118003
(http://iopscience.iop.org/1347-4065/53/11/118003)

View the table of contents for this issue, or go to the journal homepage for more

Download details:
IP Address: 131.112.10.178
This content was downloaded on 19/07/2017 at 17:44

Please note that terms and conditions apply.

You may also be interested in:

Bonding and Photoluminescence Characteristics of GaInAsP/InP Membrane Structure on Silicon-on-Insulator Waveguides by Surface Activated Bonding
Ryo Osabe, Tadashi Okumura, Simon Kondo et al.

Low-loss silicon waveguides with sidewall roughness reduction using a SiO2 hard mask and fluorine-based dry etching
Dong Ho Lee, Sung Joong Choo, Uiseok Jung et al.

Current-injected light emission of epitaxially grown InAs/InP quantum dots on directly bonded InP/Si substrate
Keiichi Matsumoto, Xinxin Zhang, Junya Kishikawa et al.

Study of ultrathin SiO2 Interlayer wafer bonding for heterogeneous III-V/Si photonic integration
Chee-Wei Lee, Ying Shun Liang, Doris Keh-Ting Ng et al.

Low-Loss Amorphous Silicon Multilayer Waveguides Vertically Stacked on Silicon-on-Insulator Substrate
JoonHyun Kang, Yuki Atsumi, Manabu Oda et al.

Room-temperature wafer bonding of SiC–Si by modified surface activated bonding with sputtered Si nanolayer
Fengwen Mu, Kenichi Iguchi, Haruo Nakazawa et al.

Analysis of GaInAsP Surfaces by Contact-Angle Measurement for Wafer Direct Bonding with Garnet Crystals
Hideki Yokoi, Tetsuya Mizumoto, Masafumi Shimizu et al.
Surface assessment after removing III–V layer on III–V/silicon-on-insulator wafer fabricated by plasma activated bonding

Junichi Suzuki1*, Yusuke Hayashi1, Yuki Kuno1, JoonHyun Kang1, Tomohiro Amemiya2, Nobuhiko Nishiyama1, and Shigehisa Arai1,2
1Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Meguro, Tokyo 152-8552, Japan
2Quantum Nanoelectronics Research Center, Tokyo Institute of Technology, Meguro, Tokyo 152-8552, Japan
E-mail: suzuki.j.af@m.titech.ac.jp
Received June 3, 2014; accepted September 30, 2014; published online October 23, 2014

The partial removal of the III–V layers of a III–V/silicon-on-insulator hybrid wafer was investigated to realize III–V/Si hybrid photonic integrated circuits. Using transmission electron microscopy, we found that an amorphous layer was generated at the interface of a III–V/Si wafer fabricated by N2-plasma-activated bonding. In order to remove the III–V layers including the amorphous layers without damage to the Si surface, several etching processes were carried out, and the surface conditions were evaluated by X-ray photoelectron spectroscopy. As a result, we demonstrated comparable propagation losses in Si wire waveguides with and without the bonding/removal processes.

Recently, silicon photonics1–3 has been an attractive research subject and is a promising material for large-scale photonic integrated circuits (PICs),4–8 because of its compatibility with CMOS technology and its high refractive-index contrast between Si and SiO2, allowing for a small waveguide size. However, the realization of highly efficient lasers or optical amplifiers composed only of Si is difficult because of its indirect bandgap. Therefore, III–V/Si hybrid integration by heterogeneous bonding technologies is getting attention as an integration method for optical active devices on silicon-based PICs. Examples include adhesive bonding using the dielectric polymer divinylsiloxane–benzocyclobutene (DVS–BCB)9–11 and direct bonding with plasma irradiation,12–15 which does not insert an intermediate layer. Several groups have reported and demonstrated several types of III–V/Si hybrid devices. Our group also proposed N2-plasma-activated bonding (PAB) and reported a low threshold-current-density III–V/Si hybrid laser.16 Thus, the field of III–V/Si hybrid integration has grown rapidly.

For fabricating hybrid devices, wafer-level bonding or selective bonding with a small chip (such as a few square centimeters) is usually used. In this case, we have to remove the unwanted III–V-layer regions and expose the Si waveguides to form PICs. However, it was reported that the propagation loss of the Si waveguide after removing the III–V layers in the PICs became higher than before bonding.17 The increases in scattering and the absorption loss have been considered to be the reasons, although the details have not yet been investigated. In this study, we have investigated the surface conditions after several removal methods and realized a comparable propagation loss for Si waveguides after bonding compared to samples without the bonding process.

The bonding process flow using N2–PAB is as follows. First, the surfaces of an epitaxially grown InP wafer and a waveguide-patterned silicon-on-insulator (SOI) substrate were cleaned by a typical wet cleaning process and mega-sonic water cleaning. After the cleaning process, these substrates were loaded into a vacuum chamber and treated by RF plasma irradiation at 500 W for 10 s in a N2 atmosphere at a chamber pressure of 120 Pa and room temperature. Then, the chamber was maintained at a pressure of 10−4 Pa to maintain the activation state of the surface, and the two substrates were temporarily bonded for 180 s at a pressure of 250 kPa.

In order to further obtain a strong bond, the two substrates were pressed for 2 h at 250 kPa; meanwhile, the temperature was increased from room temperature to 150 °C. Next, the wafers were released from the pressure, cooled down to room temperature in vacuum for approximately 8 h, and removed from the chamber.

Figure 1 shows a cross-sectional transmission-electron-microscopy (TEM) image of a typical III–V/SOI bonding interface fabricated by PAB. The III–V layers consist of superlattice layers of GaInAsP/InP. An intermediate layer with a thickness of approximately 5.5 nm was observed and considered to be an amorphous layer generated during the PAB process. Similar amorphous layer formation were observed in previous reports.18,19 This is probably caused by reaction of an activated wafer surface and remaining a little air in the vacuum chamber. According to a secondary-ion mass spectrometry (SIMS) analysis, we have confirmed that this layer contains oxygen, carbon, and hydrogen. Therefore, the formation of the amorphous layer is probably caused by reaction of an activated wafer surface and remaining impurities in the atmosphere even after plasma treatment. We believe this amorphous layer is one of the reason of high transmission loss of the waveguide. In order to expose a flat and clean Si surface, several layer removing process was
attempted. At every cleaning step, surface assessment using X-ray photoelectron spectroscopy (XPS) was conducted to identify the most effective process.

Figure 2 shows the schematics of the process flow for surface assessment. On an SOI substrate (thickness: 525 µm) with a 220-nm-thick top-Si layer, a 500-nm-wide and 190-nm-high Si rib waveguide was formed by electron-beam lithography (EBL) and inductively coupled plasma reactive-ion etching (ICP-RIE) using CF$_4$ gas. The EB resist was Zeon ZEP-520A containing C$_{60}$, enhancing the dry-etching tolerability, and the JEOL JBX-6300FS EB system operated at a 50-kV acceleration voltage and 100-pA beam current. For easy processing and analysis, a simple III–V wafer structure was adopted in this experiment and compared with full device layer structure we typically used. The simple wafer consisted of a 100-nm-thick undoped GaInAs etching stop layer and 300-nm-thick undoped InP layer epitaxially grown on an InP substrate (thickness: 350 µm). After the SOI and the III–V wafers were bonded by PAB, the InP substrate and GaInAs etching stop layer were selectively etched by HCl and H$_2$SO$_4$ : H$_2$O$_2$ : H$_2$O at a ratio of 1 : 1 : 40. Then, four different methods were used to remove the remaining InP layer: wafer (A) used HCl wet etching, wafer (B) used buffered hydrogen fluoride (BHF) wet etching on (A), wafer (C) used CH$_4$/H$_2$ dry etching, and wafer (D) used HCl and BHF wet etching on (C). For the waveguide loss measurements, a 1.0-µm-thick SiO$_2$ cladding was deposited using plasma-enhanced chemical vapor deposition (PECVD).

Figure 3 shows the microscopic top views of the Si waveguides after HCl wet and CH$_4$/H$_2$ dry etching. As shown in sample (A) (Fig. 3, left), the III–V layers appear to be almost completely removed, and the surface was observed to be clean after wet etching compared to the sample (C) (Fig. 3, right). After dry etching, which was not sufficiently cleaned to make low loss waveguides, some contaminants were confirmed. This layer remained due to its low reactivity with CH$_4$/H$_2$ gas plasma. High reactivity plasma with an oxide such as CF$_4$ plasma can etch the layer, but it is not advisable because Si surface roughness increases by etching. The appearances of the rest of samples were so similar to the right in Fig. 3.

Figure 4 shows atomic force microscopy (AFM) images of wafer surfaces after removal of the III–V layer using wet or dry etching. According to root-mean-square (RMS) values, the values of surface roughness of samples (A) (wet etching) and (C) (dry etching) were measured to be 0.12 and 0.13 nm, respectively, and were not so different. These values are comparable to the surface roughness of a wafer after N$_2$ plasma treatment for 10 s without bonding.

Figure 5 shows a scanning electron microscopy (SEM) image showing the boundary between the bonded and bare parts after dry etching.
resulting in wafer (E) having the greatest amount of Si and wafer (C) the least. In contrast, the amount of oxygen remained on the wafer surface by only dry etching. Therefore, the amorphous layer was considered to consist of In–O complexes and not pure III–V materials. Owing to XPS, F and N were mainly detected, and C and H were done with C because of the organic chemicals. The detected Cu might originate from the cleaning chemicals. From the above, it was found that HCl and BHF wet-etching was the most effective method and III–V materials remained on the wafer surface by dry etching.

Transmission measurements using Si wire waveguides were carried out. Figure 6 shows the length dependence of the transmitted light power of the Si waveguides with and without the bonding process. The III–V layer after bonding was etched by (B) HCl and BHF. The other etching methods were not able to remove III–V layer sufficiently, as mentioned above. Therefore, the propagation loss was quite high, and the output power from the Si waveguide was below the measurement limit. As can be observed from the propagation characteristics, the propagation losses were similar for both waveguides, and a low loss of 4 dB/cm was demonstrated.

In conclusion, a Si surface was experimentally evaluated by PAB. In addition, the III–V layer on the III–V/SOI wafer was completely removed by using HCl and BHF wet etching. As a result, a low propagation loss of 4.0 dB/cm was obtained, which is equivalent to the propagation loss of a waveguide without the bonding process. The increase in the propagation loss in Si waveguides on hybrid integration is a major problem; thus, this experiment must contribute the progress of III–V/Si PICs.

**Acknowledgments** This research was supported by JSPS KAKENHI Grant Numbers 24246061, 25709026, 25420321, 13J08096, and 14J03237 and the New Energy and Industrial Technology Development Organization (NEDO).